/*
 * Copyright (c) 2015 Google Inc. All rights reserved
 *
 * Permission is hereby granted, free of charge, to any person obtaining
 * a copy of this software and associated documentation files
 * (the "Software"), to deal in the Software without restriction,
 * including without limitation the rights to use, copy, modify, merge,
 * publish, distribute, sublicense, and/or sell copies of the Software,
 * and to permit persons to whom the Software is furnished to do so,
 * subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be
 * included in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
 * IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
 * CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */

#include <arch/arm64.h>
#include <kernel/thread.h>
#include <trace.h>

#define LOCAL_TRACE 0

static struct fpstate *current_fpstate[SMP_MAX_CPUS];

static void arm64_fpu_load_state(struct thread *t)
{
    uint cpu = arch_curr_cpu_num();
    struct fpstate *fpstate = &t->arch.fpstate;

    if (!arm64_fpu_load_fpstate(fpstate, false)) {
        LTRACEF("cpu %d, thread %s, fpstate already valid\n", cpu, t->name);
        return;
    }
    LTRACEF("cpu %d, thread %s, load fpstate %p, last cpu %d, last fpstate %p\n",
            cpu, t->name, fpstate, fpstate->current_cpu, current_fpstate[cpu]);
}

bool arm64_fpu_load_fpstate(struct fpstate *fpstate, bool force)
{
    uint cpu = arch_curr_cpu_num();

    if (!force && fpstate == current_fpstate[cpu] &&
        fpstate->current_cpu == cpu) {
        return false;
    }
    fpstate->current_cpu = cpu;
    current_fpstate[cpu] = fpstate;


    STATIC_ASSERT(sizeof(fpstate->regs) == 16 * 32);
    __asm__ volatile("ldp     q0, q1, [%0, #(0 * 32)]\n"
                     "ldp     q2, q3, [%0, #(1 * 32)]\n"
                     "ldp     q4, q5, [%0, #(2 * 32)]\n"
                     "ldp     q6, q7, [%0, #(3 * 32)]\n"
                     "ldp     q8, q9, [%0, #(4 * 32)]\n"
                     "ldp     q10, q11, [%0, #(5 * 32)]\n"
                     "ldp     q12, q13, [%0, #(6 * 32)]\n"
                     "ldp     q14, q15, [%0, #(7 * 32)]\n"
                     "ldp     q16, q17, [%0, #(8 * 32)]\n"
                     "ldp     q18, q19, [%0, #(9 * 32)]\n"
                     "ldp     q20, q21, [%0, #(10 * 32)]\n"
                     "ldp     q22, q23, [%0, #(11 * 32)]\n"
                     "ldp     q24, q25, [%0, #(12 * 32)]\n"
                     "ldp     q26, q27, [%0, #(13 * 32)]\n"
                     "ldp     q28, q29, [%0, #(14 * 32)]\n"
                     "ldp     q30, q31, [%0, #(15 * 32)]\n"
                     "msr     fpcr, %1\n"
                     "msr     fpsr, %2\n"
                     :: "r"(fpstate),
                     "r"((uint64_t)fpstate->fpcr),
                     "r"((uint64_t)fpstate->fpsr));

    return true;
}

void arm64_fpu_save_state(struct thread *t)
{
    struct fpstate *fpstate = &t->arch.fpstate;
    arm64_fpu_save_fpstate(fpstate);

    LTRACEF("thread %s, fpcr %x, fpsr %x\n", t->name, fpstate->fpcr, fpstate->fpsr);
}

void arm64_fpu_save_fpstate(struct fpstate *fpstate)
{
    uint64_t fpcr, fpsr;

    __asm__ volatile("stp     q0, q1, [%2, #(0 * 32)]\n"
                     "stp     q2, q3, [%2, #(1 * 32)]\n"
                     "stp     q4, q5, [%2, #(2 * 32)]\n"
                     "stp     q6, q7, [%2, #(3 * 32)]\n"
                     "stp     q8, q9, [%2, #(4 * 32)]\n"
                     "stp     q10, q11, [%2, #(5 * 32)]\n"
                     "stp     q12, q13, [%2, #(6 * 32)]\n"
                     "stp     q14, q15, [%2, #(7 * 32)]\n"
                     "stp     q16, q17, [%2, #(8 * 32)]\n"
                     "stp     q18, q19, [%2, #(9 * 32)]\n"
                     "stp     q20, q21, [%2, #(10 * 32)]\n"
                     "stp     q22, q23, [%2, #(11 * 32)]\n"
                     "stp     q24, q25, [%2, #(12 * 32)]\n"
                     "stp     q26, q27, [%2, #(13 * 32)]\n"
                     "stp     q28, q29, [%2, #(14 * 32)]\n"
                     "stp     q30, q31, [%2, #(15 * 32)]\n"
                     "mrs %0, fpcr\n"
                     "mrs %1, fpsr\n"
                     : "=r"(fpcr), "=r"(fpsr)
                     : "r"(fpstate));

    fpstate->fpcr = fpcr;
    fpstate->fpsr = fpsr;
}

void arm64_fpu_exception(struct arm64_iframe_long *iframe)
{
    uint64_t cpacr = ARM64_READ_SYSREG(cpacr_el1);
    if (((cpacr >> 20) & 3) != 3) {
        cpacr |= 3 << 20;
        ARM64_WRITE_SYSREG(cpacr_el1, cpacr);
        thread_t *t = get_current_thread();
        if (likely(t))
            arm64_fpu_load_state(t);
        return;
    }
}